CTS100LVEL32NG
Data Sheet
Our team will assist you shortly.
Product Attributes
| Type | Description | |
|---|---|---|
| Category | ||
| Digital Logic Family | Divide-by-2 | |
| Operational Orientation | - | |
| Component Element Total | 1 | |
| Bits per Data Element | 1 | |
| Reset Function Type | Asynchronous | |
| Clock Timing Specs | - | |
| Event Detection Frequency | 2.6GHz | |
| Activation Trigger Method | Positive Edge | |
| Single/Dual (±) | 3 V ~ 5.5 V | |
| Ambient Temp Range | -45?C ~ 85?C | |
| Attachment Mounting Style | Surface Mount | |
| Component Housing Style | 8-VFDFN Exposed Pad |
Description
Measures resistance at forward current Divide-by-2 for LED or diode evaluation. Offers count rate evaluated at 2.6GHz for precise detection. Logic type Divide-by-2 for effective electronic design compatibility. Mounting style Surface Mount for structural integrity. Bits per data unit 1 for memory or ADC clarity. Total elements 1 for circuits or arrays. Operating temperature -45?C ~ 85?C for thermal stability. Enclosure/case 8-VFDFN Exposed Pad providing mechanical and thermal shielding. Reset Asynchronous for initializing or recovering the device. Shell dimension Divide-by-2 for connectors or enclosures. Method of triggering Positive Edge for device functionality. Peak Vce(on) at Vge Divide-by-2 for transistor parameters.
